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Inspired by recent experimental realizations and theoretical simulations of thin silicon nanowire-
based devices, we perform predictive first-principles simulations of junctionless gated Si nanowire
transistors. Our primary predictions are that Si-based transistors are physically possible without
major changes in design philosophy at scales of ∼1 nm wire diameter and ∼3 nm gate length, and
that the junctionless transistor [1, 2] may be the only physically sensible design at these length
scales. We also present investigations into atomic-level design factors such as dopant positioning
and concentration.
As the semiconductor technology roadmap nears its
end, more and more fundamental changes are becoming
necessary to design transistor devices. Short-channel ef-
fects [3–5] degrade subthreshold slope, aggravate drain-
induced barrier lowering (DIBL), and limit overall perfor-
mance. In response, designs using more gates and thinner
channels to enhance gating control and alleviate these ef-
fects are becoming popular [3–5].
Recently, junctionless nanowire transistors were fab-
ricated with a trigate electrode structure [1]. These
nanowire transistors have a thickness of a few nm and
channel length of 1 µm. This design, essentially a “gated
resistor” that turns off by pinch-off when gate voltage is
applied, avoids the difficulty of fabricating ultrashallow
junctions (as in classic MOSFETs) at nanometer length
scales [1, 2]. Moreover, previous semi-classical simula-
tions indicate it has better short-channel characteristics
than comparable trigate MOSFETs [2].
In this letter, we continue our previous efforts [6, 7]
to understand transport in Si nanowires by simulating
an atomic-scale device with a gating field and calculat-
ing its I-Vds characteristics. We present first-principles
calculations of the response of doped junctionless silicon
nanowire (SiNW) transistors to source-drain bias, Vds,
and gate voltage, Vg. We note our simulations are pre-
dictive, applying to devices both thinner and shorter than
those currently achievable in the lab [1] or by effective-
mass calculation [2]. At such small scales, classic two-
junction transistor designs are difficult to fabricate, and
(because of dopant de-localization, as we will discuss)
may not be physically possible. Most importantly, we
find the junctionless transistor device concept works at
scales as small as wire diameter of ∼1 nm and gate length
of ∼3 nm.
A typical structure of our simulated junctionless SiNW
transistors is shown in Fig. 1. As the name implies, these
devices are uniformly doped throughout the wire from
a macroscopic perspective [15]. As shown, the SiNWs
have a gate-all-around (GAA) architecture. In the actual
devices realized experimentally [1], field effects from the
work function of the gate cause the device to turn off
at Vg = 0 V. But in principle, a junctionless device is a
“gated resistor” that is on at Vg = 0 V, as is the case in
FIG. 1: Geometry of junctionless gate-all-around (GAA)
SiNW devices simulated.
FIG. 2: Cross section of Si nanowire structures simulated.
our simulations.
We used the [110]-oriented hydrogenated Si nanowire
structures from previous work [6] (Fig. 2). The wire di-
ameter is 2RNW = 1.15 nm.
To find the electronic structure and Hamiltonian, we
ran the self-consistent density functional tight-binding
[8] code, DFTB+. DFTB+ performs self-consistent elec-
tronic structure calculations in a tight-binding framework
using parameters calculated from first-principles density
functional theory (DFT) [8]. This enabled us to simulate
∼800 atoms in our supercells.
We simulated the gating field from a GAA structure
by using point charges (the positions and charges of
these are held fixed within the electronic-structure cal-
culation). We assembled the point charges in rings of
radius Rg = 1.6 nm around the nanowire structure, typ-
ically containing 100 point charges per ring and spaced
about 1 A˚ apart along the wire axis. We used a gate
length Lg = 3.1 nm. The values of the point charges
2were fixed by the desired gate voltage, Vg. We modeled
the oxide surrounding the nanowires by a continuum with
hafnium oxide dielectric constant, ǫHfO2 = 25.
To model doped nanowires, we inserted substitutional
dopant atoms into the SiNW lattice. We used Ga for a
p-type dopant, and As for n-type. Because of the rela-
tively small supercells amenable to first-principles calcu-
lations, we used very high doping concentrationsN in the
leads, typically N = 8 ·1020 cm−3, about 10 times higher
than in previous semi-classical simulations of junctionless
transistors [2].
Because our electronic structure calculations are based
on DFT, all electrons are in their ground state, so in
principle the dopants do not ionize. However, even when
setting the electronic temperature parameter in DFTB+
to Te = 0 K, we found the lead Fermi levels and band
structures output were consistent with many free carriers,
|EF − Ed| ≈ 350 meV, (1)
with Ed the edge of the dopant band, for such high N .
This behavior can be explained by modeling a dopant
atom as a hydrogen-like system with effective electron
mass m∗ and dielectric constant ǫ from Si [11]. Then the
typical localization radius of the dopant electron or hole
is
Rloc =
m
m∗
ǫ a0, (2)
with a0 the Bohr radius. Using m
∗/m = 0.15 for [110]
SiNWs from our calculations [7] and the bulk value ǫSi =
11.7, we find Rloc = 4 nm, even at 0 K. This is to compare
to a dopant spacing of ∼ 1 nm along the wire.
To understand this behavior better, we studied the
Mulliken charge distributions for our doped and undoped
SiNWs. Fig. 3 shows the Mulliken charge differences,
∆QMi ≡ Q
M
i −Q
M,0
i , (3)
where i is an atom index, QMi is the Mulliken charge
on atom i in the n-doped wire, and QM,0i is the Mul-
liken charge in the intrinsic wire. As shown in the figure,
the donated electron de-localizes around the dopant atom
with an exponential localization distance Rloc = 1.5 nm
(for the wavefunction), in rough agreement with Eq. (2).
Further, the Mulliken charge differs from the intrinsic
case throughout our supercell, confirming that at such
high doping concentrations and in such a thin nanowire,
dopants do not have to ionize to contribute to the chan-
nel’s “on” conductivity. This behavior makes classical
junctioned transistor designs with small gate lengths very
difficult to achieve.
Rurali et al.’s [12] calculations show that dopant levels
are very deep in thin SiNWs, making dopants unlikely to
ionize. However, there is no contradiction with our find-
ing in Eq. (1) because our dopants are spaced so closely
that the dopant band is highly curved. Thus, we find
FIG. 3: Mulliken charge differences (3) for n-doped vs. in-
trinsic Si nanowires as a function of position x along the wire
axis. Shown here is a donor at the origin.
EF ≈ E0, where E0 is the edge of the conduction (va-
lence) band for n-type (p-type) SiNWs. Furthermore, for
n-doped [110] SiNWs of diameter 2RNW = 1 nm, they
found that a donated electron de-localizes significantly
along the wire axis, consistent with our results. But for
thicker wires, they found Rloc increasing from Rloc = 2A˚
for 2RNW = 1.5 nm to Rloc = 2 nm in bulk. For slightly
thicker wires than the ones we model, localization could
thus pose a challenge.
For our transport calculations, we computed conduc-
tance by the Landauer formula as a (non-self-consistent)
post-processing step [9, 10] to the Hamiltonian we cal-
culated using periodic boundary conditions. We used
our in-house transport code, TIMES [6] to solve for the
transmission function T (E) from Green’s functions for
the Hamiltonians. This non-self-consistent approach is
valid as a linear response to Vds, but captures some non-
Ohmic behavior because we integrate T (E) rather than
assume [9] that dT/dE ≪ 1/eVds.
Figures 4 and 5 show the calculated I-Vds characteris-
tics for n- and p-type junctionless devices, respectively.
Clearly, these devices are on for Vg = 0 V, and they turn
off based on a pinch-off principle when Vg causes a suffi-
ciently large barrier in the gating region. Short-channel
effects are a serious issue at these length scales, as tun-
neling across the Vg barrier could undermine the device’s
effectiveness. To mitigate short-channel effects, a rule of
thumb for GAA geometry requires gate length [4, 5]
Lg > 2RNW ,
a condition satisfied here by only a small margin.
However, GAA geometries are well-known to have su-
perior gate control, and were predicted to have nearly
ideal subthreshold slopes for longer devices [13]. Our
results confirm even for gate lengths ∼3 nm, the junc-
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FIG. 4: I-Vds characteristic for SiNW junctionless transistor
doped n-type by As atoms with dimensions shown in Fig. 1.
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FIG. 5: I-Vds characteristic for SiNW junctionless transistor
doped p-type by Ga atoms.
tionless GAA design has very good electrostatic control
of the gate, enabling the devices to turn off. This is our
most important finding [16].
Our quantitative prediction of the turnoff gate volt-
age Voff is an upper bound because of the lack of self-
consistency in our NEGF calculations and the limited
supercell. Still, our calculations indicate a subthreshold
slope close to the ideal, and much better than for other
nanoscale device designs [4, 5].
Kim and Lundstrom [14] analytically modeled junc-
tioned SiNWMOSFETs of diameter a few nm, and found
a similar saturation effect in the I-Vds characteristics.
Like them, we find its basic cause is the raising of the Γ-
point in one terminal above the Fermi level in the other
terminal at large Vds, causing current saturation. This
effect is present even at Vg = 0.
We found various effects of dopant positioning of rel-
evance to prospective device design. First, as already
mentioned, the donated electrons de-localize over a dis-
tance Rloc ∼ Lg, so for
N
(
πR2NW Lg
)
>
∼ 1, (4)
where N is the doping concentration, the junctionless
design is the only practical one that relies on local dop-
ing. We note further that N typically must increase with
decreasing Lg in order to maintain sufficient on current
[5].
In addition, we found that the positioning of the
dopant within the wire cross section makes a significant
difference in the band structure of the device. A peri-
odic array of dopants near the SiNW surface is found
to create a dopant band or otherwise narrows the SiNW
band gap, which is ordinarily about twice the band gap
of bulk Si [6]. This narrowing leads to a steeper I-Vds
characteristic.
We have performed first-principles transport simula-
tions on junctionless gate-all-around SiNW devices of ra-
dius RNW = 0.6 nm and gate length Lg = 3.1 nm. We
predict that the junctionless transistor continues to work
well at this scale, turning off with source-drain leakage
Ioff < 10
−6 Ion, and has good electrostatic control and
a good subthreshold characteristic. By contrast, other
designs with junctions or a single gate are unlikely to
work at this scale. Finally, dopant fluctuations may af-
fect the band structure and various performance factors
of the device. But the basic operating principle of the
junctionless SiNW is robust against dopant fluctuations.
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